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Moving trapped-ion qubits in a microstructured array of radiofrequency traps offers a route towards realizing scalable
quantum processing nodes. Establishing such nodes, providing sufficient functionality to represent a building block for
emerging quantum technologies, e.g. a quantum computer or quantum repeater, remains a formidable technological
challenge. In this review, we present a holistic view on such an architecture, including the relevant components,
their characterization and their impact on the overall system performance. We present a hardware architecture based
on a uniform linear segmented multilayer trap, controlled by a custom-made fast multi-channel arbitrary waveform
generator. The latter allows for conducting a set of different ion shuttling operations at sufficient speed and quality.
We describe the relevant parameters and performance specifications for microstructured ion traps, waveform generators
and additional circuitry, along with suitable measurement schemes to verify the system performance. Furthermore, a
set of different basic shuttling operations for dynamic qubit register reconfiguration is described and characterized in
detail.
I. INTRODUCTION
The potentially disruptive applications of quantum infor-
mation processing have stimulated an intensive effort towards
realizing fault-tolerant large-scale quantum computers during
the last two decades. Originally developed in academic re-
search institutions, there is nowadays a variety of small-scale
quantum processors that have served for proof-of-principle
demonstrations1. In the last decade, we have witnessed an
impressive progress in the performance of such small-scale
quantum processing nodes. Currently, research efforts are
partially shifting to world-leading technology companies.
The most promising platforms are currently superconducting
circuits and trapped atomic ions2. In this work, we focus on
trapped-ion quantum computing (QC) platforms, which have
been of paramount importance in the first demonstrations of
some of the quantum algorithms that can potentially harness
the power of quantum computers3–5.
Progress in trap technology allows for long and stable
storage of long ion strings, and improved laser addressing
optics allow for conducting gate operations across the entire
register4. Fast entangling gates6 allow for suppressing unde-
sired couplings7,8, which opens up prospects for a scalable
architecture based on multiple static ion registers9. The cru-
cial remaining question is how to scale these devices towards
large-scale quantum processors that can actually overcome
the performance of their classical counterparts. Although
noisy intermediate-scale quantum (NISQ) computing devices
have reached a maturity allowing for proof-of-principle
demonstration of quantum supremacy10–12, commercially
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useful applications will still require substantial research and
engineering efforts. In particular, the inherent fragility of
quantum states ultimately requires the incorporation of quan-
tum error correction (QEC)13, where trapped-ion platforms
have also been used to demonstrate various methodological
building blocks2,14,15. However, scaling such platforms to
register sizes and circuit depths allowing for scientific or
commercial applications remains a formidable challenge.
Trapped ion QC platforms face two major challenges when
attempting to scale to a large number of qubits. On the one
hand, the quantum information processing requires a very
well controlled and extremely low-noise environment. This
leads to the requirement of shielding and filtering, while
sufficient access for control is to be maintained. Further-
more, scaling qubit registers is demanding as the number of
required ’control lines’, e.g. electrical wires, laser beams or
microwave fields, scales unfavorably as compared to classical
information processing devices.
For current trapped-ion based QC realizations, the qubit
register is given by a linear Coulomb crystal of atomic ions
confined in an ellipsoidal ponderomotive radio-frequency
(rf) potential16,17. With typical ion spacings in the few-
micrometer range, the ions can be individually addressed
with tightly focused laser beams18, which allows for driving
single- or multi-qubit gate operations on specific subsets of
qubits. Multi-qubit entangling gates are the most demanding
operations, which can be generated via radiation-induced
coupling between the qubit states (internal electronic states
of the atomic ions) and the collective vibrational motion
of the Coulomb crystal19. Impressive results have been
achieved using linear qubit registers, including entanglement
of 14-qubits20, 20-qubit quantum simulations21, multi-species
entanglement22, remote entanglement of ions in two setups23,
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2demonstration of Groovers algorithm24 and an 11-qubit
trapped ion quantum computer25.
When increasing the number of ions in a linear Coulomb
crystal, several challanges arise: Smaller inter-ion distances
deteriorate laser addressing capabilities, an increasing number
of motional modes leads to spectral crowding thwarting gate
interactions, the ion crystal approaches the zig-zag structural
instability26, and the overall difficulty of maintaining a large
crystal stable in the presence of background gas collisions
and electric noise increases.
These complications call for exploring alternative strate-
gies to scale the trapped-ion quantum processor. To reach
further scalability, the NIST group has proposed the Quantum
CCD as a tentative solution for a scalable trapped-ion QC
architecture27: Here, a segmented ion trap consists of an
array of individually controllable electrodes. This allows for
repositioning, commonly known as shuttling, of individual
ions or small ion crystals between different regions of the
trap, which can be processing zones allowing for qubit
operations or mere storage regions. The degree of qubit
connectivity can thus be adapted and optimized according to
the requirements of the quantum algorithm to be executed. A
recent theoretical analysis also shows that a quasi-1D qubit
register topology with medium-range couplings, can be used
to realize fault-tolerant operation at modest error-correction
thresholds28. Such a quasi-1D register requires extensive use
of shuttling operations.
Even with segmented traps, the achievable register sizes
are subject to technological constraints. A possible route
to further scalability is given by photonic interconnects,
where light used to transfer quantum information between
different quantum processing nodes29–35. Establishing such
interconnects based on free-space or cavity-enhanced cou-
pling is currently subject to intensive research efforts. Note
that other schemes to scale trapped-ion QC architectures
are currently under investigation. In particular, a complete
blueprint for a shuttling-based two-dimensional array of
surface electrodes traps has been proposed36, which is based
on laser-less gates37–39. The basic functionality has already
been demonstrated on a static three-ion crystal40.
In this work, we present a thorough description of a
promising scaling strategy that can be considered a natural
evolution of the static string-based approach, by exploiting
shuttling and combining the 1D quantum CCD approach
with optical interconnects for scaling. This scheme can
alleviate the discussed limitations and problems of large
static ion strings at the cost of increased technical complexity
and overhead given by shuttling operations. We focus on
a single trapped-ion quantum processing node, and provide
a complete and detailed description of the technological
developments that are required to realize a shuttling-based
quantum information processing toolbox, which offers
basic scalable functionality. We will partially review recent
advances in the field of trapped ion quantum computing and
provide references to seminal and recent work. Furthermore,
our work contains a variety of recent and unpublished
material serving as a summary of the current state-of-the-art
concerning shuttling-based scalability and represents a
road-map of technological advances required to further pur-
sue this approach to scalable quantum information processing.
We start with a brief review of scalable trapped ion architec-
tures with a focus on our approach in Sec. II and then describe
the fabrication steps and properties of our linear segmented
multilayer trap in Sec. III, our custom-made multi-channel
arbitrary waveform generator in Sec. IV and the electrical
wiring in Sec. V. The resulting system performance is pre-
sented in Sec. VI. We then outline the methodology for con-
ducting different types of shuttling operations in Sec. VII. Fi-
nally, in Sec. VIII, we give a conclusion and brief discussion
on future improvements, enhancements and developments to-
wards a scalable trapped-ion quantum processing node.
II. ARCHITECTURE
All presented trapped-ion quantum computing architectures
are based on radiofrequency (Paul) traps. Two variations of
such traps are commonly employed41, one known as surface
electrodes traps42,43, where all rf and dc electrodes are ar-
ranged in one plane below the trapping center, and a second
configuration known as symmetric or sandwich traps, which
has at least two planes with electrodes placed symmetrically
above and below the trapping zone44,45.
Architectures that allow scaling to large numbers of qubits
without relying on optical interconnects make use of large
electrode arrays connected using junctions27,36 and naturally
favor surface trap designs. Proposals making use of optical
interconnects31 rely on smaller trap arrays and a smaller num-
ber of ions stored in each trap. Here, large arrays or junction
designs are not ultimately required and therefore symmetric
traps are favored due to superior ion confinement and easier
trap operation.
The centerpiece of the architecture presented in this work
is a symmetric two-layer segmented rf trap. The trap features
two metalized electrode layers, each layer forming a linear ar-
ray of uniformly sized dc electrodes arranged along the trap
slit on one side and a single rf electrode placed on the other
side. Each dc electrode can be individually supplied with
computer-controlled arbitrary voltage waveforms. The direc-
tion along the trap slit is termed trap axis, and the directions
perpendicular to it are the transverse directions. Two elec-
trode layers, with the sides of dc and rf electrodes reversed,
are placed symmetrically around the trap axis, one above and
one below. An example of such a trap is shown in Fig. 1. In
this design the confinement along the trap axis is of electro-
static nature, and can be controlled via the applied segment
voltages. Application of a negative voltage to a given segment
leads to an electrostatic potential well extending along the trap
axis over the width of one segment, and a depth and potential
curvature controlled by the voltage. The confinement along
the transverse directions is of ponderomotive nature, and the
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FIG. 1. 1D QCCD architecture: Trapped-ion qubits are arranged along the RF null axis of a uniformly segmented linear Paul trap. The lasers
performing qubit operations are directed to a fixed segment, the laser interaction zone (LIZ). The qubits are kept in small groups of two to four
ions, and rearranged via shuttling operations, which are carried out by changing the voltages applied to the trap electrodes. The rearrangement
operations fall into different categories, from left to right: Linear transport, separation and merging and swapping via crystal rotation.
axial confinement leads to weakening along at least one trans-
verse direction, according to Laplace’s law.
Typical operation parameters are rf trap drive frequencies
on the order of 2pi · 35MHz, rf voltages of a about 200 V
amplitude and dc trapping voltages around −6V. Such
parameters lead to axial secular frequencies of 2pi · 1.5MHz
and transverse secular frequencies between 2pi · 3.5MHz
and 2pi · 4.5MHz. These confinement parameters allow for
stable linear ion strings of up to four ions to be stored in
one segment potential. In total, we may operate on registers
comprised of up to 20 ions.
Qubit register reconfigurations (i.e. shuttling operations)
are carried out via temporal changes of the dc voltages, such
that potential wells move along the trap axis. The funda-
mental challenge lies in realizing fast operation times, in
order to stay significantly below the decoherence timescales,
and to keep the overhead as low as possible. Generally,
shuttling operations do not have detrimental effects on
qubit coherence, as recently shown by the Siegen group46.
However, motional excitation resulting from the shuttling
operations is to be avoided, as it can deteriorate the fidelity
of entangling gates or qubit readout operations. This directly
implies a fundamental technological trade-off: On the one
hand, fast operations require a large frequency bandwidth for
the electrical waveforms to be applied to the dc electrodes, on
the other hand, filtering of the dc lines is required to suppress
technical noise. As a rule of thumb, we found that filtering at
cut-off frequencies of 5-20% of the lowest secular frequency
to lead to suitable operating conditions.
In order to realize computational sequences with inter-
leaved entangling gate and shuttling reconfiguration, we
conduct the entangling gates such that they are mediated by
and therefore only sensitive to the transverse motion of the
ions. As the register reconfiguration operations predomi-
nantly lead to residual excitation along the axial direction,
this scheme imposes much less stringent requirements on the
reconfiguration operations. Note, that in actual experiments,
we perform several hundreds of shuttling operations without
the need for recooling the qubit register. Therefore, fast
shuttling and bearable calibration effort can be successfully
combined with entangling gate operations at fidelities in the
>99% regime.
All laser beams for conducting the various operations on
the qubits are directed to a fixed segment, which is termed
laser interaction zone LIZ in the following. The computa-
tional sequences therefore consist of repeatedly regrouping
the ions in a way such that gate operations or readout on a
desired subset of the qubits can be carried out in the LIZ. We
have demonstrated the basic functionality of the architecture
by performing quantum-enhanced magnetic field sensing
with separated, but entangled ions47 and by generating a
high-fidelity four-partite GHZ state5. So far, we have been
working with two-ion crystals as the largest operational
building block, however the extension to larger subsets is
possible. Calculations indicate that the performance of a
quasi-1D qubit register strongly increases with the maximum
size of the subsets28.
The qubit type of our choice is the 40Ca+ spin qubit48,
where the quantum information is stored in the spin of the va-
lence electron, i.e. the |S1/2,mJ =+ 12 〉 and |S1/2,mJ =− 12 〉
sublevels of the electronic groundstate, which are split in en-
ergy by about 2pi× 10 MHz by an external magnetic field. Our
architecture is compatible with all trapped-ion qubit realiza-
tions, therefore this work does not elaborate on qubit-specific
operations and restrictions. For more detail, the reader is re-
ferred to references49,50.
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FIG. 2. a) Close-up photograph of the trap after assembly and wire-
bonding. b) Sketch of the trap geometry, showing the relevant di-
mensions w= 150µm, d = 254µm and h= 400µm. Note that these
dimensions are reduced due to the electroplating of an 8µm thick
gold layer. The width of the isolation gaps between the dc electrodes
is 50µm before and on the order of 34µm after plating. c) Micro-
scope image of the trapping region. The exposed alumina between
the electrodes serves as electrical isolation.
III. SEGMENTED MICROTRAP FABRICATION
Ion traps can be manufactured using a variety of techniques,
each having certain advantages depending on the dedicated
purpose. For the storage of static linear strings of ions, large
machined metal parts assembled to create a symmetric elec-
trode configuration51 still represent the most popular trap de-
sign. These traps are relatively easy to fabricate and oper-
ate. Shuttling ions in trap arrays requires a larger number of
smaller electrode structures, leading to microfabrication tech-
niques being a more suitable choice.
Microfabricated ion traps can incorporate many trap fea-
tures, including microwave lines close to the ion38,52, mag-
netic field gradient generating structures53,54, micro-mirrors
as part of the electrode surface55, on-chip detection56, com-
plex electrode structures such as junctions43, and other use-
ful features57,58. Fabrication techniques for such traps range
from CMOS (Complementary Metal-Oxide-Semiconductor)
compatible methods59 to standard MEMS (Micro-Electro-
Mechanical Systems) microfabrication techniques41–43,60–62.
Micromachined symmetric traps, consisting of laser-
machined and metal-coated alumina wafers, are designed and
fabricated to accommodate many dc electrodes45,63,64, while
some advantages of macroscopic linear rf traps retained, i.e.
deep and symmetric ion confinement. Micromachined sym-
metric traps can be fabricated with minimal use of cleanroom
fabrication techniques. The machining can be realized by
employing commercially available laser cutting services, and
near-perfect shielding of dielectrics can be achieved.
For the experiments presented in this work a linear micro-
machined symmetric trap with 64 dc electrodes was used,
which is depicted in Fig. 2 (a). The trap is made up of two
electrode layers, which are stacked together using an addi-
tional spacer layer. The electrode configuration is shown in
Fig. 2 (b).
Fabrication of the electrode layers starts with polished alu-
mina (Coors ADS996-polished / Al2O3 99,6%) as base ma-
terial to achieve a low surface roughness. Individual parts
are laser-cut from 2 inch alumina wafers forming the elec-
trodes, trap slit and mounting holes. Cutting is performed us-
ing a high-power femto-second laser (Micreon GmbH, Han-
nover), which ablates material and provides clean cuts, allow-
ing for structures down to the 10 µm scale. After cutting, the
wafers are cleaned using the following procedures: i) Ultra-
sonic cleaning in isopropyl alcohol at 40◦C for 20 minutes, ii)
rinsing with distilled water, iii) submerging in piranha solu-
tion, 98% H2SO4 to one part H2O2 (30% dilution), at room
temperature for 10 minutes, to remove organic and other re-
active materials, iv) rinsing with distilled water followed by
isopropyl alcohol and v) drying in air for 1 hour.
Next, the chips are coated with a titanium adhesion layer of
50 nm, followed by a 500 nm layer of gold using an e-beam
evaporator (Universität Ulm, Institut für Optoelektronik) cre-
ating an oxide free and conducting surface for subsequent
electroplating. To ensure homogeneous coating of all elec-
trodes, the wafers are rotated during the coating process and
the wafer normal is tilted by 20◦ with respect to the direction
of incidence of the atomic beam.
In a subsequent laser cutting step at lower optical power,
gold is removed from the alumina surface to create the elec-
trode structures. In this step only the metals are ablated, while
the alumina surface is retained. To ensure that no shorts ap-
pear at the intersection of electrode fingers and unstructured
alumina, shown in Fig. 2 (c) an additional laser ablation step
drills a hole at this intersection point, removing any metals
deposited due to the angled evaporation and also alumina. At
the top and left side of the trap, the electrodes remain fully
connected along two edges of the trap, which is required for
the following step.
Our trap design and fabrication process is inspired by sim-
ilar traps operated by the NIST group and the ETH Zürich
group, where thick gold layers have been deposited via elec-
troplating, and low heating rates were observed at room tem-
perature. Thick electrode layers are desirable as the shielding
of the trapped ions from the dielectric wafers is improved, and
the ohmic resistance of the dc and more importantly rf elec-
trodes is reduced. Furthermore, the electroplated gold layer
might exhibit more beneficial surface characteristics as com-
pared to an evaporated layer. However, the dependence of
heating rates on the trap surface characteristics is not yet fully
understood. For instance, heating rates of below 10 quanta/s
at secular frequencies in the 1 MHz range have also been ob-
served in a trap with an evaporated surface of about 1 µm
thickness by the Berkeley group65.
To achieve a thick gold layer covering the electrodes, the
structured - but still connected - metal layers are gold electro-
plated to a thickness of about 8 µm. The electroplating pro-
cedure is similar to the one established by the NIST group66.
The solution used for the gold deposition is a sulphite-based
gold bath Gold-SF (Metakem GmbH). Before the electroplat-
ing, the chips are cleaned in an ultrasonic bath of isopropyl
alcohol (purity grade 99.8%) at 40◦C for 15 minutes. We ob-
served that if the chips are not cleaned within a few days after
the last laser machining step, gold is more likely to be de-
posited on the electrically isolated parts during electroplating.
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FIG. 3. Trap assembly. a) and b) depict the assembly of the trap stack. The transparent green structure is the filter board, below which the
support layer (blue) is mounted. Onto the latter, the following elements are mounted from bottom to top: Bottom spacer, metalized trap bottom
layer, central spacer, metalized trap top layer. The stack is held together with M1 titanium screws. (c) shows a photograph of the complete
electrical assembly. The outer dimensions of the board are 79.9 mm x 78.3 mm. Each trap dc electrodes is connected to a single layer capacitor
C using wirebonds. Another set of wirebonds makes contact to printed metallized tracks followed by printed resistors R. Connections between
the end of the tracks and vacuum feedthrough is made by soldering on Kapton insulated wires with a crimped on D-Sub connector. The rf
electrodes of the trap top and bottom layers are wired individually with cables of the the same length.
This is likely caused by small particles of gold which are re-
leased during the laser ablation process and can then redeposit
on gold-free areas if not cleaned in time. We also found that
this problem can be avoided by submerging the traps in diluted
iodine for a few seconds to dissolve these undesired gold par-
ticles without removing significant amounts of gold from the
electrodes. After the electroplating, the trap chips are cleaned
in distilled ionized water, isopropyl alcohol and acetone and
inspected under a microscope.
In the last step, chips are cut out using a saw blade to re-
move the electrical connections between electrodes, which
were required during the plating process. Cutting these shorts
was achieved using a 200 µm diameter diamond wire saw
(Model 3500, Diamond WireTec GmbH). To perform the cut-
ting process chips have to be glued onto the surface of a plas-
tic mount using acetone soluble wax (Crystalbond, Type 509).
It is important that the trap surfaces are fully covered with the
wax during cutting to prevent the wire saw from dragging gold
across isolating parts of the alumina wafer which could other-
wise electrically shorten the electrodes. Finally, the trap chips
are removed from the plastic slab by dissolving the wax in
acetone and then cleaned in an ultrasonic bath with distilled
water followed by isopropyl alcohol.
After completing the individual trap chips, the symmetric
ion trap is assembled using two trap chips and a mechanical
spacer made of alumina. Traps chips and spacers are placed
on a ceramic trap mount and aligned making use of an op-
tical microscope, and fixated using two titanium M1 screws,
as can be seen in Fig. 3. This procedure achieves an align-
ment accuracy between the top and bottom trap chip of up
to 10µm67. Besides holding the trap in place and providing
mounting structures to fixate the assembly inside a vacuum
system, the ceramic mount is also used to establish electrical
connections and provide low-pass filters.
The trap mount is made of a polished alumina plate and
has electrical tracks and resistors printed on it using conduc-
tive paste (made by Technische Universität Dresden, Fakultät
Elektrotechnik und Informationstechnik), which is afterwards
sintered, shown in Fig. 3 (c). To provide a low rf impedance
path to ground for the dc electrodes and to create a simple low-
pass rc filter, single layer ceramic capacitor arrays (Complex
row capacitor, CR/CM series: CR16-200-344.2X178X10-3-
G-202-Z) marked with C in Fig. 3 (c) are soldered onto the
printed metal tracks. Both the top of the capacitor arrays and
the electrical tracks of the trap chips are connected using wire-
bonds. Kapton insulated ultra-high vacuum compatible wires
are soldered onto the end of the tracks on the trap mount and
are connected to voltage waveform generators outside the vac-
uum apparatus, which will be described in the following chap-
ters.
IV. FAST MULTI-CHANNEL ARBITRARY WAVEFORM
GENERATOR
Shuttling-based trapped-ion quantum processing requires
freely programmable time-dependent voltage waveforms sup-
plied to the individual trap electrodes. Therefore, a required
key technological component is a fast multi-channel arbitrary
waveform generator (mAWG), operating in real time, at suf-
ficient channel count, memory depth and update rate. More-
over, stringent requirements are imposed on the electrical out-
put characteristics.
Such mAWGs have been developed by several ion trapping
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FIG. 4. System overview showing connections between individual
modules of the mAWG and also critical parts of the experiment, rang-
ing from control computer to ion trap electrodes.
groups and have been successfully employed to drive shuttling
operations. These devices essentially consist of digital hard-
ware receiving voltage waveform data from a control com-
puter, storing these into a buffer memory and feeding them
forward to digital-to-analog converters (DACs). The DACs
and their subsequent output stages have the most significant
impact on the performance of the system. Devices using par-
allel DACs have been developed by the NIST ion trapping and
storage group68 and the University of Siegen69, other groups
employ home-built70 or commercial systems using parallel or
serial DACs.
The mAWG developed in Mainz is described in this work
and makes use of serial DACs. It is optimized for individ-
ual control of a large number of channels and employs a cen-
tralized Zynq System-on-a-chip (SoC) device, which supplies
digital waveform data to up to 80 DACs in real-time. It stores
voltage waveform data on its on-board memory and supplies
24 additional digital I/O channels which can be used e.g. for
laser control. A schematic showing the interplay of SoC, ana-
log and digital modules and other essential components is pre-
sented in Fig. 4.
The mAWG is controlled and supplied with waveform data
by a host computer using an Ethernet connection. The host
computer sends data to CPU cores on the Zynq, which is
stored in on-board dynamic random access memory (RAM)
chips with a total storage capacity of 1 gigabyte. After re-
ceiving a trigger command from the host PC, the SoC streams
the stored data to the connected DAC and digital output mod-
ules via the SoCs digital I/O pins. The DAC modules convert
the digital signals to voltage waveforms. An overview of the
general specifications achieved by the mAWG is given in Ta-
ble I. More detailed specifications for the individual modules
currently in use with the mAWG are given in the following
sections.
Characteristic Value Unit
Max. data transfer rate 730 MBit/s
Sequence memory 900 MB
Max. internal clock rate 400 MHz
Signal clock rate 50 MHz
Sample hold time resolution 20 ns
Min. analog sample update time 360 ns
Max. number of analog channels 80
Output voltage range ± 40 V
Min. analog resolution 1.2 mV
Slew rate ∼ 20 V/µs
Noise floor <100 µV/
√
Hz
TABLE I. Important performance specifications of the Mainz
mAWG.
A. Digital hardware
We employ a Xilinx Zynq-7000 SoC ZC702 Evaluation
Kit, which provides the Zynq SoC, memory and Ethernet
interface, as the central control unit. It is based on the
XC7Z020 Zynq chip, which combines a dual core ARM Cor-
tex A9 667 MHz CPU and an Artix-7 FPGA with 85000 pro-
grammable logic cells. The SoC ZC702 board, illustrated in
Fig.5 (a), features a total of 1 GB DDR3 memory, a 1 Gb/s
Ethernet connector and corresponding controllers, a total of
200 digital in/outputs, on-board flash memory and other com-
ponents.
Communication between Zynq and host computer is estab-
lished using an Ethernet-based TCP/IP connection utilizing
the on-board Ethernet controller, managed by an ARM CPU
core. The available USB connections are used to upload the
drivers and software running on the ARM core and also to pro-
gram the FPGA logic cells. During operation, data sequences
are sent to the Zynq using the 1 Gb/s Ethernet connection,
which is optimized for low latency (<1ms) and high through-
put (>750 Mb/s). This ensures that experiments requiring
long data sequences, exceeding the 1 GB on-board memory,
can be run in an efficient way.
On the host PC, a custom control software interfaces to all
connected devices, including the mAWG. The control soft-
ware converts voltage sample sequences into a binary format
and sends them to the mAWG, which outputs these using a
buffer system from the memory to the connected modules.
The binary data is converted by the DACs to produce analog
voltages. Additional execution control commands allow for
interruption of the output by a predetermined duration, loop-
ing of a sequence and wait-for-trigger events.
Harnessing the versatility of the Zynq, future developments
will focus on implementing a more advanced storage and con-
trol system for the experimental sequences. These will be split
into sub-sequences, and the selection and streaming will be
initialized by an execution control logic running on the SoC.
This will make it possible to perform autonomous branching
of sequences, conditioned on measurement results processed
by the mAWG. Additionally, the mAWG will be interfaced
with rf waveform generators for laser pulse control, therefore
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FIG. 5. (a) Simplified overview of the Zynq ZC702 SoC evaluation kit showing the relevant on-board controllers and components. The
connections between the SoC and external on-board components are illustrated. (b) Essential components of a single analog output channel.
The DAC section features an AD5541 DAC supplied with data by the digital hardware and a reference voltage supplied by the VRef section,
buffered by an OpAmp close to the DAC. The 1st output stage yields an 8x voltage amplification, followed by the 2nd and 3rd output stage
which amplify the voltage further by a factor of 4 and perform a level shift.
realizing an autonomous real-time system capable of shuttling
and gate operations conditioned on in-sequence measurement
results - a cornerstone for quantum error correction protocols
running on a scalable QC platform.
B. Digital signal routing
Routing of the binary data buffered on the Zynq is han-
dled by a custom-developed back-plane. The Zynq I/O con-
nections are directly connected to the back-plane, which dis-
tributes these to various digital I/O and analog output mod-
ules.
For the signals supplying the digital I/O modules, the sig-
nal conditioning takes place directly on the back-plane. Dig-
ital I/O modules are connected to the I/Os of the SoC via the
back-plane and to the front-panel outputs via level translation
buffers (TI SN74LVC06A and SPC BSX20). The I/Os of the
digital modules are used to control laser pulses and control
of other experimental components. Each module features 20
digital outputs and four inputs with a maximum update rate of
50 MHz.
Analog output modules do not feature processing or con-
ditioning of the digital input signals, therefore the back-plane
is engineered to process digital and clock signals to a format
usable by the DACs. To that end, the data and clock signal
timings are adjusted to ensure that the stringent timing re-
quirements of the DACs are met. Buffering clock drivers (TI
CDC328AD) are used to distribute the main clock to all con-
nected analog modules and their DACs. The issue of clock
timing errors is addressed using a clock delay circuit (using
a variable capacitor and ON 74ACT74D flip-flop), which can
be manually adjusted to achieve the required clock timings
with respect to the digital data. The digital signals are also
buffered (ON 74ACT541SC-ND), which helps to correct for
timing mismatches and maintains the required logic voltage
levels.
In addition, the DACs require a chip select signal, which
initializes the shift of received binary data to the output stages.
To reduce the amount of required digital I/Os, four DACs per
module are supplied using a common chip select signal, which
is buffered and distributed (ON 74ACT541SC-ND). While
each DAC of a group can be updated independently, the up-
date timings have to be the same, and also each DAC of a
given group has to be updated even if the same voltage is to
be maintained. The chip select, data and clock signals run
through digital isolators (BCM HCPL-900J) in order to sepa-
rate the grounds of the Zynq I/Os and the DACs. Galvanic iso-
lation helps to prevent ground loops and reduces noise leakage
from the digital signal processing and Zynq to the analog out-
put modules.
C. Analog output modules
Analog output modules are equipped with DACs followed
by output stages. Design choices for the used components are
based on the requirements of performing fast shuttling opera-
tions: Voltage update rate of ≥ 2 million samples per second
(MSPS), voltage range of± 40 V, a resolution of 16 bit, stabil-
ity of at least one least significant bit (80 V/ 16 bit), sufficient
bandwidth and slew rate (≥20 V / µs) at low noise levels. Fig.
5 (b) gives a schematic overview of the individual components
used for the analog output modules.
For the most crucial component - the DACs - Analog De-
vices model AD5541 was chosen based on its update rate of
2.5 MSPS using a serial data interface, its low output noise of
11 nV/
√
Hz and 16 bit resolution, with a relative accuracy of
± 0.5 least significant bits (LSB). Significantly faster DACs
are available, however these require a parallel data interface
with 16 times more data lines per DAC. Other mAWGs used
for control of trapped ions68,69 feature parallel DACs, allow-
ing for higher update rates, but require multiple FPGA con-
trollers. For the intended operations being performed with this
8mAWG, the 2.5 MSPS update rate of the AD5541 is sufficient.
Each analog output module is equipped with 16 AD5541
DACs and receives 16 identical clock signals, 16 independent
serial data and four chip select lines from the back-plane. The
output range of the DACs is set to 0 - 2.5 V by a voltage refer-
ence (ADR441). Output voltages of the DACs require further
amplification and the unipolar range needs to be converted to
a bipolar ±40 V range. In addition, a low output impedance
is required to guarantee a sufficient bandwidth.
The output circuit consist of two stages:
1. Pre-amplification with a gain factor of 8: An AD8510
op-amp and a resistor array are employed to achieve
a stable gain factor, while ensuring that sufficiently
low current is drawn from the DAC outputs. Despite
the high gain of 8, this amplification stage maintains
a large bandwidth of more than 3 MHz, while also
reaching a slew rate of ≥20 V/µs. The AD8510 op-
amps add further 8 nV/
√
Hz noise to the signal gener-
ated by the DAC. The total noise, which will also in-
clude noise from clock signal bleed-through and John-
son noise from the used resistors will then be amplified
by a factor of 8, putting the lower noise limit of the sig-
nal to ∼160 nV/√Hz at this stage.
2. Level shifting and final voltage amplification with a
gain factor of 4: The second stage uses an op-amp
LTC6090, which features a maximum voltage output
range of up to ± 70 V. Besides amplifying the input
signal further by a factor of 4, a level shift from 0-20 V
to ± 40 V is performed. This is accomplished using the
on-board voltage reference, ensuring a symmetric bipo-
lar output. The slew rate of ∼20 V/µs at the chosen
gain sets the limit of a full voltage swing (+40 V ↔
−40 V) time to about 4 µs. Input voltage noise of the
LTC6090 is specified to be 14 nV/
√
Hz, which adds
to the minimum noise of ∼160 nV/√Hz on the signal
after the first amplification stage. Total noise after the
entire amplification stage will be characterized in more
detail in the following section, but a lower limit is set
by the∼160 + 14 nV/√Hz input noise, which is multi-
plied by the gain (4) to ∼700 nV/√Hz.
Each analog output module features 16 output channels acces-
sible via a D-sub 37 pin connector.
D. Noise characteristics
In this section, we present a detailed analysis of the ana-
log voltage output performance of the mAWG, i.e. the noise
characteristics in the frequency ranges particularly relevant for
trapped ions, the long term voltage stability of the system, the
inherent glitches and full voltage range pulse response.
Noise spectra were recorded using an Anritsu MS2781B
spectrum analyzer in combination with an active probe Agi-
lent 41800A. Displayed minimum noise of the spectrum ana-
lyzer is -167 dBm at 0.1 Hz RBW. The active probe (3 pF in-
put capacitance and 100 kΩ input resistance) ensures that the
measurement instrument load does not significantly affect the
measurement results. Its frequency response was measured
flat across the range 5 Hz to 500 MHz.
To establish a reference noise spectrum, the input noise
floor was recorded with the bare active probe connected to
the spectrum analyzer input. Then, spectra were recorded for
0 V voltage output from the mAWG with and without send-
ing (constant) digital updates, as shown in Fig. 6 (a). At 0 V
the DACs and first amplification stage are at half scale out-
put and are not expected to perform better or worse compared
to other output voltages. Generating a static voltage without
digital updates, see Fig. 6 (a), represents an ideal case for
low noise performance corresponding to the scenario when
ions are statically confined in the trap. Outputting static volt-
ages with constant digital updates of the same digital data is a
common case when some voltages are kept constant and oth-
ers need to be switched for shuttling, see Fig. 6 (b). Digital
updates need to be sent even if the voltage is kept static, since
multiple DACs share a chip select channel. A noise spectrum
for this case is presented in Fig. 6 (b).
The measured noise exhibits a significant increase towards
lower frequencies, which is expected due to flicker noise, fol-
lowing a 1/f behavior, combined with Johnson noise stemming
from the input resistances. Johnson noise is frequency inde-
pendent, but a 1/f behavior is expected taking into account
the passive RC load given by the active probe. Furthermore,
the noise peaks visible at 100 kHz and 200 kHz can be ex-
plained by the presence of active switching power supplies in
the vicinity of the measurement setup.
The output noise spectra shown in Fig. 6 display a noise
floor on the order of ∼3 µV/√Hz in the frequency range be-
low 1 MHz, which is significantly higher than the noise floor
of the measurement equipment. In the frequency range around
1 MHz the noise converges towards the level of the equipment
noise floor and becomes indistinguishable at about 10 MHz.
The DACs in combination with op-amps are expected to
contribute at least ∼700 nV/√Hz of noise within the band-
width of the amplification stages (2 MHz). At low frequencies
(1 kHz) the reference voltage circuit will increase the mini-
mum noise floor to & 2 µV/
√
Hz.
The observed voltage noise spectral densities SV (ω j) would
result in motional heating rates Γh for a given mode j = x,y,z
at secular frequency ωξ in quanta per second via the relation71
Γh =
e2
4mh¯ω j
ξ 2j SV (ω j). (1)
Here, the ξ j ≈ 1000 . . .2000 m−1 are geometric factors
characterizing the electric field generated by the neighboring
trap electrodes at the ion location, pointing along direction j.
We therefore estimate axial heating rates of up to 104 quanta
per second, which is much higher than acceptable. We employ
additional passive filters to reduce the voltage noise spectral
densities by several orders of magnitude and will be discussed
in chapter V.
When digital updates corresponding to the same voltage
are sent to the DAC, the noise, depicted in Fig. 6 (b), shows
a clear increase to ∼10 µV/√Hz at the update frequency of
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FIG. 6. Spectra showing a baseline measurement and noise measurement for 0 V output without updates (a) and (b) with updates. The spectra
display the expected 1/ f dependence with additional pickup signals, originating from switch mode power supplies (100 kHz and 200 kHz).
The spectrum with updates (b) also shows the update frequency close to 1.7 MHz and its higher harmonics. The vertical dashed lines indicate
typical secular trap frequencies at about 2pi× 1.5 MHz, 2pi× 3.5 MHz and 2pi× 4.5 MHz.
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FIG. 7. Voltage stability recording showing slow and fast voltage
fluctuations measured each second over a time period of 10000 sec-
onds. Slow drifts, even over this large time period, are significantly
smaller (∼50 µV) than faster drifts (± 200 µV).
∼1.7 MHz and its higher harmonics. By appropriate choice
of the secular frequencies, update-noise induced excitation
can be avoided.
Long term voltage stability and output voltage accuracy
were characterized using an Agilent 34411A 6.5 digital multi-
meter. The output voltage was set to 0 V in order to to use the
smallest measurement range ±100mV with the lowest mea-
surement noise floor of 3 nV and best measurement accuracy
of 100 nV, which is well below the LSB of the mAWG of
∼ 1.2mV. Voltage samples were recorded over a period of
more than 160 min at a sampling rate of 1/s, the result is
shown in Fig. 7. The rms voltage deviation of about 140µV
on timescales beyond 1 s is smaller by a factor of 10 compared
to 1 LSB of the mAWG. Voltage drifts will detrimentally af-
fect entangling gates due to a mismatch between the preset
and actual secular frequencies72 and motional dephasing, see
Sec. VI 2.
An important parameter of the system is the slew rate,
Characteristic Value Unit
Noise level static output @ 1 MHz 5×10−14 V2/Hz
Max. glitch impulse area 3(1) nV·s
Max. slew rate 20 V/µs
rms voltage stability ± 140 µV
TABLE II. Electrical performance characteristics of the mAWG.
which characterizes a limit on how fast the output voltage
can be changed without causing a non-linear response. A
full output voltage swing -40 V→+40 V was recorded us-
ing a MSOX3104A mixed-signal oscilloscope and is shown
in Fig. 8 a). The maximum achieved slew rate is determined
to be ∼ 20Vµs−1, consistent with the specified value for the
LTC6090 operational amplifier used in the second amplifica-
tion stage. As can be seen in Fig. 8 a), the beginning and end
of a full voltage swing display low-pass characteristics due to
charging of additional trim capacitors. These trim capacitors
(6.5 to 30 pF range) are placed between the negative input and
output of the LTC6090 to prevent ringing at this amplification
stage.
Glitches, i.e. undesired voltage spikes, occur when the
DAC switches to a different output voltage. Due to their short
duration, they cover a wide frequency range and can lead to
spurious motional excitation of the trapped ions upon prop-
agation to the trap electrodes. Glitches are commonly char-
acterized in terms of glitch impulse area, which is propor-
tional to the number of bits flipped throughout the update.
The measured glitch signal shown in Fig. 8 (b) occurs dur-
ing a programmed voltage change of one LSB at the mid-
scale voltage output (0 V), which causes all bits of the DAC
to flip. This produces the worst-case glitch with an impulse
area of 3(1) nV·s. Even if the static noise level of the mAWG
would be sufficiently low to yield satisfactory heating rates,
the presence of glitches makes additional low-pass filters a
necessity. The glitch impulse area has also been measured
using a MSOX3104A mixed-signal oscilloscope with a mea-
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FIG. 8. (a) Recorded full voltage swing from -40 V to 40 V. The initial and final settling behavior is due to trim capacitors that are employed to
prevent overshooting and ringing at the output of the amplification stage. (b) Recording of a voltage glitch on the order of ∼10 mV occurring
when the DAC switches all 16 output bits (1000 0000 0000 0000 0000 to 0111 1111 1111 1111).
surement bandwidth of 1 GHz and a resolution of 12 bits upon
averaging.
Based on the measurements discussed above, a perfor-
mance summary of the analog output modules is given in Tab.
II. In the following chapter V, the performance specifications
will be analyzed in more detail, when the system is character-
ized in combination with an ion trap setup, including external
filter stages and wiring.
V. ROUTING OF RF AND DC SIGNALS TO ION TRAP
APPARATUS
Trapping ions in a segmented Paul trap requires large rf
voltage amplitudes to provide confinement in the transverse
directions and lower dc voltages to provide electrostatic con-
finement and control in the axial direction. In the following
section we will discuss how large rf voltages, (e.g. 200 V
amplitude at ∼35 MHz) are generated and applied to trap
electrodes and how dc voltages generated by the previously
discussed mAWG, section IV, are filtered and connected to
dc electrodes inside a UHV chamber. Furthermore we will
discuss effects of inadequate DC and RF grounding and an
additional noise analysis will be presented for a realistic ex-
perimental setup including all cables and filters.
A. Trap Drive Routing and Stabilization
Generating large rf voltages for the operation of a Paul trap
commonly requires the use of a resonant circuit. Different
resonator types depending on the ion trap type and ion species
are employed. Low atomic mass ions are commonly trapped
at higher trap drive frequencies on the order of up to 150 MHz,
making a quarter-wave coaxial resonator a favorable choice73.
Operating a cryogenic ion trap apparatus close to liquid he-
lium temperatures requires the resonator to be placed inside
the vacuum chamber near the trap. This has lead to the de-
velopment of superconducting helical resonators74 and dis-
crete component resonators using copper coils or supercon-
ducting coils75,76. The most widely used resonator is the heli-
cal resonator77, which can be used for a variety of frequencies
and achieves a high quality factor at room temperature ensur-
ing a large rf voltage gain and high signal-to-noise ratio.
The resonator is typically supplied by an rf signal genera-
tor via a low noise rf amplifier, often including an active am-
plitude stabilization circuit. For the microfabricated ion trap
presented in Sec. III, a low noise signal generator (R & S
SMB100), which is further amplified by a high-gain (46 dB)
high-power (5 W) rf amplifier (minicircuits ZHL-5W-1) is
connected to a home-built helical resonator.
Temperature drifts, and drifting stray capacitances will
cause trap drive amplitude fluctuations and therefore instabil-
ities of the confining electric potential. As a result, the trans-
verse secular frequencies will be unstable, which negatively
effects the fidelity of gate operations, especially if two-qubit
gates are implemented using the transverse modes, see Sec.
II. To mitigate these fluctuations, an active stabilization sys-
tem was developed, which employs a capacitive divider at the
resonator output sampling the current rf amplitude. The sig-
nal is fed, via a rectifier, to a proportional-integral (PI) servo,
which adjusts the signal generator output in real time, similar
to the system described in78.
The challenge in active stabilization of the rf output ampli-
tude lies in the high-impedance of the signal obtained from
the capacitive divider, making the loop prone to electric noise
pickup. Our present design makes use of a capacitive di-
vider, consisting of a 1 pF pickup capacitor and a 60-90 pF
dividing capacitor, directly followed by an active rf buffer
(TI BUF634). A schematic of this circuit is shown in Fig.9.
The buffer transforms the signal from the divider to a low
impedance and prevents noise pickup within the stabilization
loop. Fluctuations of the transverse secular frequencies due to
the amplitude instabilities are on the order of ∼ 2pi x 6 kHz
without stabilization and as low as ∼ 2pi x 20 Hz (∼ 4×10−6
long-term stability) with active stabilization. Therefore, trans-
verse mode secular frequency drifts do not represent a bottle-
neck for the fidelity of entangling gate operations.
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FIG. 9. Diagram showing the rf stabilization system, which uses a
BNC connector to attach an adjustable capacitive divider to the reso-
nant circuit. The operational amplifier buffers the picked up rf signal
and decouples the stabilization circuit from the resonant circuit. The
signal is then rectified and fed to a PI controller.
B. Segment Voltage Filtering and Wiring
Technical noise, inherent to all electrical components, will
have a detrimental effect on the system performance. Voltage
noise at the secular frequencies leads to heating of the ions,
and noise at lower frequencies will lead to motional decoher-
ence, deteriorating the fidelity of entangling gate operations79.
A lower bound for the heating rates is given by electric field
noise generated by thermally activated processes at the trap
surfaces65,71,80–82.
Technical noise can be suppressed below the limit im-
posed by surface noise83 by suitable filtering, however the
shuttling-based quantum computing approach requires a suffi-
cient bandwidth for fast operations, such that the heating rates
are typically given by technical noise.
A combination of low-pass filters is employed to reduce
electric noise at frequencies below typical secular frequencies
(2pi×1−7 MHz) as much as possible. The cut-off frequency
was chosen for sufficient suppression of noise at the secular
frequencies, while still allowing for shuttling operations on
timescales between 10 and 100 µs. Throughout separation
and merging operations (see Sec. VII C), the axial secular fre-
quency transiently drops to a few 100 kHz, therefore a good
rule of thumb is to choose the filter cut-off to be below the
minimum secular frequency obtained throughout these opera-
tions. In our case, the minimal secular frequency during ion
separation was determined to be 275 kHz and the cut-off fre-
quency of the main RLC low pass filters was thus chosen to
be 100 kHz.
Three filter stages are employed in our system. First,
a set of high frequency LC filters are placed at the out-
puts of the mAWG and used to prevent bleed-though of
digital clock signals and other higher frequency noise from
reaching the ion trap electrodes. These filters make use of
a commercial LC electromagnetic interference (EMI) filter
(NFE61PT472C1H9L) with a cut-off frequency of 400 kHz
using a ferrite core based inductance and a capacitor. Ferrite
cores are lossy at high frequencies and lead to dissipation of
high-frequency signals. As shown in the schematic in Fig.10
(a), the filter can be effectively represented by two inductors,
both sharing a common ferrite core, and a central capacitor of
4.7 nF. A total of 16 LC filters, shown in Fig.10 (a) with ad-
ditional resistor are placed in a custom made D-Sub connec-
tor, which provides shielding and allows for small diameter
RG178 coaxial cables to be directly soldered to the outputs of
the high frequency filters.
The second filter stage, possessing the lowest cut-off fre-
quency, consists of PCB mounted PI-type filters in shielded
metal boxes using D-sub connectors at the in and output. This
makes it possible to easily exchange filters for a different
cut-off frequency. The filters are directly plugged into the
feedthroughs of the vacuum apparatus, see Fig.10 (b). The
filters consist of two 22 nF capacitors, a 150 µH inductor and
a 69.8 Ω resistor per channel. The 3rd order filter is designed
for a cut-off of 100 kHz. The inductors are shielded to reduce
inductive coupling and thus cross-talk between neighboring
channels.
As a third and final filter stage, in-vacuum RC filters near
the trap are used to reduce potential noise pick up inside the
vacuum chamber and to help provide a low impedance path to
ground for dc electrodes at the rf drive frequencies.
The capacitances of these filters ensure a low impedance
path to ground for the dc electrodes of the ion trap, which
are capacitively coupled to the rf electrodes. If the filter ca-
pacitance would not be present, a significant rf voltage would
drop at the resistive impedance of the dc supply lines. This
would yield an increased effective load of the rf resonator, de-
teriorating its performance by decreasing the voltage gain and
increasing its linewidth. Due to the reduced signal-to-noise
ratio heating rates due to noise on the rf signal, at frequencies
offset from the trap drive frequency by the secular frequencies
would increase. Furthermore, without a low impedance path
to ground for the rf, the capacitively coupled dc electrodes
would show a significant rf potential, instead of rf ground,
compromising the confinement potential of the trap.
In-vacuum RC filters are placed on the trap mount made
from alumina and are shown in Fig.10 (c). The ultra-high
vacuum environment requires careful choice of the filter com-
ponents. The trap mount is made of alumina, and tracks are
printed on it using sintered metal paste. The 10 Ω filter re-
sistors are directly printed onto the alumina. Ultra-high vac-
uum compatible single layer ceramic capacitors arrays (2 nF)
are soldered onto the metal tracks of the PCB for grounding
and connected directly to the trap and signal tracks using wire
bonding. These filters feature a cut-off frequency of 8 MHz,
which only removes high frequency noise close to the drive
frequency and above.
Coaxial cables (RG178), are soldered to each output pin of
the high frequency filters at the mAWG output and connected
to the input pins of the PI-filters. They are bundled together
and placed inside an additional metal mesh shielding shroud
to further reduce noise pickup. Inside the vacuum chamber,
space restrictions require the use of simple single-stranded
wires without shielding to make a connection between the
feedthrough and the RC filter board.
Careful design of the grounding topology can have a sig-
nificant impact on the system performance in terms of heat-
ing rates and motional dephasing. Possible ground loops, i.e.
spurious electrical potentials between circuit points intended
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FIG. 10. Pictures showing the three filters placed between the
mAWG and the ion trap electrode. The high frequency LC filter is
shown in a), made up of two ferrite core inductors and a 4.7 nF ca-
pacitor, followed by the main Π filter shown in b). These filters are
made up of two 22 nF capacitors, a 150 µH inductor and a 69.8 Ω
resistor. The last, in-vacuum filter stage is shown in c). It is placed
next to the trap and is comprised of a 10Ω printed resistor and a 2 nF
capacitor. d) Shows the filter response curve of the combined filters
and wiring system. Dashed lines indicate the 3db point of the filter
response curve.
to be ground, result in additional noise due to current flow
between these points. The mAWG is equipped with an isolat-
ing transformer separating the mains ground from the ground
of the power supplies. Analog grounds of the mAWG output
modules are carefully routed to a common ground of the vac-
uum apparatus. The analog ground pins of the output modules
are connected to the shielding of the coaxial cables between
output filters and PI-filters, which have a common ground for
all channels. An additional shielding metal mesh is wrapped
around the coaxial cables making contact between analog out-
put ground and filter ground. Filter ground is directly con-
nected to the vacuum chamber via the D-Sub connectors of
the vacuum feedthroughs. Vacuum apparatus ground is finally
connected to the laboratory ground using low resistance con-
nections.
Filter responses and cut-off frequencies of individual filters
are only of limited use since a filter or even the cables can in-
fluence the behavior of the consecutive filter and therefore the
entire system. We have thus measured a filter response curve
of the combined filters and wiring system placed between the
mAWG and ion trap. The results of this measurement are
show in Fig. 10 d). The combined filter and wiring setup has
a significantly lower cut-off as compared to the dominating
PI-filter. This is due the 50 Ω resistor after the first LC filter,
which is in series with the 69.8 Ω resistor of the PI-filter.
FIG. 11. Measured noise spectral densities for 0 V output at continu-
ous DAC updates. The gray curve is also shown in Fig. 6 and corre-
sponds to measurement at the mAWG output, and the red curve cor-
responds to measurement at the PI-filter output. As the measurement
is performed on the bare filter output pins without proper shielding,
noise pickup occurs and manifests in sharp peaks. The filtered signal
reaches the measurement noise floor between 300 kHz and 5 MHz,
compare to Fig. 6. The actual noise suppression by the PI-filters is
presumably better.
C. Filter Response and Technical Performance Analysis of
the Setup
In this section, we discuss the effect of the main PI-filter
stage on the static noise on the dc lines and the glitches occur-
ring upon DAC updates.
Measurements of the mAWG output noise shown in Sec.
IV D indicate that additional filtering is required to achieve
sufficiently low heating rates. Noise spectral densities mea-
sured at the output of the PI-filter stage are shown in Fig.
11. The measurement has been performed identically to the
noise measurements shown in Sec. IV D. The output channel
has been set to 0 V, and output noise with continuous DAC
updates is shown in comparison to the measurement directly
at the mAWG output. In the range between 100 kHz and
about 5 MHz, noise suppression by the filters is clearly vis-
ible. However, the measurement is limited by the noise floor
of the used spectrum analyzer of about 10×10−16 V2/Hz, this
measurement scheme does therefore not allow for a quantita-
tive prediction of the technical noise contribution to ion heat-
ing rates, see Sec. VI 1. Spurious peaks can be seen in the
spectrum, these presumable occur because the measurement
is prone to electromagnetic pickup, such that the noise peaks
do not necessarily occur in the trap setup. The broad peak
slightly below 10MHz corresponds to the self resonance of
the inductor used for the PI-filters.
The voltage glitches observed when switching DAC bits are
of broadband nature, see Sec. IV D, and will therefore be mit-
igated by the low pass filters. Significant suppression of the
glitches can be seen in Fig.12 in comparison to Fig. 8. Glitch
energy can not be entirely removed from the system since the
low pass filters charge up during filtering and slowly dissipate
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FIG. 12. Voltage glitch occurring when the DAC switches all 16
output bits (1000 0000 0000 0000 0000 to 0111 1111 1111 1111),
affected by the filter system. The glitch amplitude is reduced by a
factor of∼4 and significant smearing compared to unfiltered glitches
can be observed.
the energy after the glitch has passed, a phenomenon com-
monly called glitch smearing.
VI. SYSTEM CHARACTERIZATION
The electric field noise affecting the trapped-ion qubits is a
key limitation to the performance of the architecture. It stems
from molecular processes on the trap surfaces65,84 and from
the electrical circuitry supplying the dc and rf trapping volt-
ages. While the latter -technical- noise can in principle be fil-
tered, the shuttling-based trapped-ion QC approach requires
supplying a bandwidth sufficient for fast shuttling operations
to the dc electrodes, such that technical noise will typically
limit the system performance. Electric field noise manifests
in two detrimental effects: First, noise at the secular frequen-
cies causes heating of the stored ions71, resulting in thermal
population of the secular modes, which leads to decreased en-
tangling gate fidelities. Second, noise ranging from slowly
varying secular frequency offsets to secular frequency modu-
lation at up to a few 100 kHz leads to decoherence of transient
motional superposition states during gate operations, which
also represents an error source.
Therefore, our architecture requires sufficiently low noise on
the trap electrodes across the entire range up to the secular
frequencies, and in addition a suitable tradeoff has to be made
between the bandwidth of the dc signals allowing for fast shut-
tling operations and the overall noise level suppression. Here,
we present the resulting performance figures in terms of heat-
ing rates and motional coherence.
1. Ion heating
The heating rates on all three secular modes are measured
for a single ion in the laser interaction zone (LIZ), i.e. the
trap segment to which all laser beams are directed. The mea-
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FIG. 13. Heating rates: Measured mean thermal phonon numbers
on all secular modes of a single ion with variable wait times after
sideband cooling are shown with an external low-pass filters at a cut-
off frequency 100kHz. Heating rates are 5.5(3) phonons per second
for the axial mode, 4.8(2) for the transverse mode 1 and 3.6(1) for
transverse mode 2.
surements utilize the Rabi flopping method as described in
Sec. VII A. Here, a variable wait time is introduced between
sideband cooling close to the ground state of all modes and
the probe pulse. The inferred mean thermal phonon numbers
versus wait time are shown in Fig. 13. On the dc lines, PI-
type low-pass filters at a cut-off frequency of 100kHz were
employed, see Sec. V. The resulting heating rates are 5.5(3)
phonons per second for the axial mode at 2pi× 1.49 MHz,
4.8(2) for the transverse mode 1 at 2pi× 3.88 MHz and 3.6(1)
for transverse mode 2 at 2pi× 4.66 MHz. More sets of heating
data have been acquired for different trap voltages, i.e. differ-
ent secular frequencies. It was found that the dependence of
the heating rates on the secular frequencies is not consistent
with a proper power-law behavior, as would be expected for
anomalous heating originating from surface heating85. This
indicates that at least the transverse modes are predominantly
affected by technical noise. This is supported by the measured
noise spectrum at the output of the Π filter, Fig. 11, which
exhibits many resonances in the range of typical secular fre-
quencies.
This unusual behavior can be explained by the significant
voltage noise peaks observed when the PI-type low-pass fil-
ters is connected to the mAWG show in Fig. 11 and discussed
in section V. These noise peaks can overlap with the secular
frequency or a combination of the secular frequency and drive
frequency. This will lead to a significant increase in techni-
cal noise, which can dominate the anomalous heating for that
mode.
2. Motional dephasing
Noisy dc and rf trap voltages lead to fluctuating secular
trap frequencies, which in turn lead to dephasing of mo-
tional superposition states occurring during entangling gate
operations72,79. White secular frequency noise leads to expo-
nential decay of motional coherences at a rate γm. We measure
these rates on the transverse secular modes of a single ion in
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FIG. 14. Motional coherence decay. We measure the decay of su-
perposition state coherence for all three secular modes of a single
ion (see text). Data is shown for the cases with (without) triggering
the measurement to the ac mains in blue (red), for the axial secu-
lar mode in a), the lower-frequency transverse mode in b) and the
higher-frequency transverse mode in c).
the motional ground state in the LIZ by means of a motional
Ramsey scheme. We proceed in the following steps: i) A qubit
superposition (|↑〉+ |↓〉) |0〉 is created by a resonant pi/2 qubit
rotation, ii) a pi rotation on the red sideband of the mode of in-
terest creates the superposition |↑〉(|0〉+ |1〉), iii) dephasing
takes place during a variable wait time T , iv) another pi rota-
tion maps the motional superposition back into a spin super-
position, and v) a concluding pi/2 spin rotation with(without)
pi/2 phase shift serve for measurement of the spin σˆX (σˆY ) op-
erators. The resulting measured Ramsey contrast is then ob-
tained from C (T ) =
√
〈σˆX 〉2 + 〈σˆY 〉2 and decreases with T .
The results are shown in Fig. 14.
In order to verify the presence of 50 Hz ac line pickup
on the trap electrodes, the measurements were carried out
with and without triggering to the ac mains signal. While no
difference is observed for the axial mode, ac line triggering
yields substantially longer coherence times on both transverse
modes. This result indicates either ac mains pickup in the rf
system or ac mains common-mode noise on the dc lines. En-
tangling gates will suffer errors from motional dephasing of
magnitude. tgγm, where tg is the gate duration72. We estimate
the error contribution from this effect to be smaller than 0.25%
for gate of tg = 50µs driven on the higher-frequency transverse
mode. This shows that this gate error source -which is often
disregarded- can contribute significantly to gate error budgets.
We emphasize the importance of measuring motional dephas-
ing rates along with heating rates when the performance of a
trap setup is to be characterized.
VII. SHUTTLING
Shuttling operations are executed by applying varying
voltage potentials to the dc electrodes, leading to a change of
trapping potentials along the axial direction over time. For
example, we consider a single ion confined in a harmonic
electrostatic potential well generated by a negative trapping
voltage applied to segment n while all other segments are
kept at 0 V. Ramping the voltage at segment n to 0 V while
simultaneously ramping the neighboring segment n+ 1 to
a negative voltage, the electrostatic potential well will shift
along the trap axis, from segment n to n+1. The ion confined
within this well will move along with respect to the center
of the potential well. This corresponds to a pendulum with
dragged support, which can lead to oscillatory excitation
along the direction of transport, increasing at short process
times.
As explained in Sec. II, shuttling operations should take
place as fast as possible, while motional excitation is to be
avoided. In our architecture, entangling gates and readout are
only sensitive to transverse motion, see Sec. II. Therefore,
the predominantly axial excitation can be tolerated to some
extent. However, excessive axial excitation amplitudes are
to be avoided, as there is i) residual coupling to axial mo-
tion throughout gates and readout, ii) anharmonic coupling
between axial and radial collective modes, iii) large axial ex-
citation can render separation/merging operations unreliable
and iv) oscillation amplitudes comparable to laser focus size
lead to undesired intensity modulation during gate operations.
Importantly, as the trap geometry is non-ideal, i.e. not en-
tirely uniform and symmetric. Therefore, shuttling along the
the trap axis also leads to parasitic transverse excitation.
In order to realize the desired operational principle of the
quantum processing node, sequences for reconfiguration of
the qubit register have to be carried out, which consist of three
elementary shuttling operations, see Fig. 1:
• Linear transport: Movement of single ions or small
ion crystals along the trap axis.
• Separation/merging: Ion crystals are split into single
ions and/or smaller crystals, or the reverse process is
carried out.
• Swapping: Physical swapping through rotation of ion
crystals, equivalent to a logical SWAP gate.
In the following, we describe the measurement methods
employed for characterizing the performance of the shuttling
operations in Sec. VII A, then we cover the operational build-
ing blocks linear transport (Sec. VII B), separation / merging
(Sec. VII C) and ion crystal rotation (Sec. VII D).
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A. Excitation measurement
In order to verify and optimize shuttling operations, suit-
able measurement schemes for characterizing the state of a
given motional mode of a single ion or ion crystal is required.
A well-established method consists of recording Rabi flops
on a coherently driven transition between long-lived internal
states of the ions, which feature a suitable coupling to the mo-
tional mode(s) of interest17,86. In our case, we utilize stim-
ulated Raman transitions87 between the Zeeman sublevels of
the S1/2 ground state of 40Ca+, i.e. |mJ =−1/2〉 ≡ |↓〉 and
|mJ =+1/2〉 ≡ |↑〉. These are driven by laser beam pairs,
which are directed such that the effective wavevectors point
either along the axial direction or along the transverse di-
rections. The resulting Lamb-Dicke factors, characterizing
the coupling to the motion, range from about 0.05 for the
lower-frequency transverse center-of-mass mode of a two-ion
crystal, up to about 0.24 for the axial vibration of a single
ion. Note that such measurements can also be performed
by coherently driving electronic transitions which are dipole-
forbidden, such as the S1/2↔D5/2 electric quadrupole transi-
tion in alkaline-earth ions88.
The shuttling operations predominantly cause coherent os-
cillatory motion, therefore one is not interested in full quan-
tum state reconstruction, but rather in obtaining the mean
phonon number n¯ = |α|2 pertaining to the displacement pa-
rameter α . Resonantly driving Rabi flops on a sideband tran-
sition where a pi rotation (a spin flip in our case) is accompa-
nied by a change of δn phonons, starting with a single ion in
|↓〉, the probability to find the ion in |↑〉 after exposure time t
is given by
P(δn)|↑〉 (t) =
nmax
∑
n=0
pn(α)
1
2
(
1− cos(Ωn,n+δnt)) (2)
Here, pn(α) = e−|α|
2 |α|2n
n! is the Poissonian phonon num-
ber distribution pertaining to oscillatory excitation, and Rabi
frequencies Ωn,n+δn depend on the phonon number via87
|Ωn,n+δn|=Ω0ηδne−η
2/2
√
n<!
n>!
Lδnn<(η
2)
≈

η
√
n δn=−1
1−η2n δn= 0
η
√
n+1 δn=+1
, (3)
where Ω0 is the base Rabi frequency, η is the Lamb-Dicke
factor, n<(n>) is the smaller (larger) number of {n,n+ δn}
and Lmn (x) are the generalized Laguerre polynomials. The ap-
proximation in the second line holds within the Lamb-Dicke
regime ηn  1, where the spatial extent of the wavefunc-
tion is much smaller than the wavelength of the driving radia-
tion. The three most common cases are the first red sideband
(δn = −1), the first blue sideband (δn = +1) and the carrier
transition (δn = 0). For the characterization of heating rates,
as shown in Fig. 13, the Poissonian phonon number distribu-
tion in Eq. 2 has to be replaced with a thermal distribution
pn(n¯) = n¯n/(n¯+ 1)n+1, with the mean thermal phonon num-
ber n¯.
In order to increase the accuracy of such measurements,
Rabi flops can be recorded on several sidebands, which
also serves for fixing parameters such as the base Rabi
frequency Ω0 or the Lamb-Dicke factor. The model Eq. 2 can
be straightforwardly extended to the presence of spectator
modes89, which is required e.g. for two-ion crystals or for
characterizing the state of transverse secular modes, where
both modes for a single ion feature nonzero Lamb-Dicke
parameters. Moreover, the model can be extended to include
thermal excitation as well, which is required to characterize
separation processes at long durations90.
Precise measurement of motional amplitudes using the
method described above requires taking large amounts of data
- typically 104 − 105 individual measurements are required
to infer motional excitation at a resolution down to 0.1
phonons. Therefore, for efficient calibration of the shuttling
operations, a more convenient method is needed. In91, a
suitable metric coined pseudo-energy was introduced, which
has the following properties: i) It should scale monotonously
with the mean phonon number up to an upper limit, ii) it
should assume zero for n¯= 0 and iii) should exhibit an almost
constant slope with respect to n¯ across the region of validity.
Such metric can be constructed as the weighted sum of a
set of spin readout results pertaining to different sideband
transitions δn(i) and probe times ti. With the parameters
being tailored for a specific purpose, such a measure can
serve e.g. to efficiently minimize shuttling-induced excitation
with respect to given control parameters.
1. Simplified measurement scheme
A rather simple and robust measurement scheme can be
applied for small excitations, i.e. values of n¯ for which
p0(α) 0 holds. Probing a red sideband for a range of time
values t and averaging the resulting values P(δn)|↑〉 (t) is equiva-
lent to averaging Eq. 2 over time. For all terms except n= 0,
the right-hand-side of Eq. 2 yields a constant:
P(δn)|↑〉 =
1
2
nmax
∑
n=1
pn(α)≈ 12 (1− p0(α))
⇒ n¯=− ln
(
1−2P(δn)|↑〉
)
. (4)
Therefore, sufficiently small values for n¯ pertaining to a Pois-
sonian phonon number distribution can be estimated from av-
eraging recorded red sideband excitation probabilities over
time. Eq. 4 also holds for the case of coupling to multiple
motional modes and in the presence of additional dephasing,
and can therefore conveniently be applied for characterizing
oscillatory excitation on multi-ion crystals.
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B. Linear transport
The first demonstration of transport in a segmented trap
was reported in92. In45, it has been shown that qubit states
are preserved during transport, and in93, adiabatic transport
retaining the ground state of axial motion has been demon-
strated. In91,94, diabatic transport has been shown: Due to
the (coherent) oscillatory nature of the transport-induced ex-
citation, it is possible to control the residual excitation either
by choosing ’sweet-spot’ transport times or by removing the
excitation with a ’kick’ voltage impulse. However, these ap-
proaches are of limited use for a scalable quantum processing
node, as both require precise calibration of parameters such as
a kick voltage amplitude, which might vary with the location
of the transport and even drift with time.
Several control strategies have been proposed for robust con-
trol of transport induced excitation, such as optimal control95
or invariant-based inverse engineering96,97. It has been shown
in98 that in the limit of infinite resources such as segment
voltage range and bandwidth, the control strategies yield a
straight-forward bang-bang type solution.
If we move the center of a harmonic potential well z0 per-
taining to constant axial secular frequency ω along the trap
(z) axis such that it follows the trajectory z0(t), the resulting
displacement for a single ion of mass m after the transport of
duration T can be calculated94:
α(T ) =−e−iωT
√
mω
2h¯
∫ T
0
z˙0(t ′)eiωt
′
dt ′. (5)
This means that the magnitude of the residual excitation is
given by the Fourier component of the trap center’s velocity
at the trap frequency. As our architecture allows for perform-
ing probing and readout only at the LIZ, we characterize the
residual axial excitation by means of a round-trip scheme: A
single ion is cooled close to the ground state of its axial mo-
tion. It is then shuttled from the LIZ to a neighboring segment,
where it is kept idle for a variable dwell time, after which it is
shuttled back to the LIZ. There, the state of its axial motion is
probed via the Rabi flopping method described in Sec. VII A.
The employed voltage ramps are shown in Fig. 15 a), and
the measured axial excitation for different shuttling durations
is shown in Fig. 15 b). The voltage ramps are chosen such
that a smooth acceleration and deceleration is ensured, min-
imizing the Fourier component of the well center’s velocity
z˙0, and to keep the axial secular frequency ω ≈ 2pi×1.5MHz
roughly constant. During the dwell time tD, the oscillatory
motion leads to accumulation of a phase tDω , and the trans-
port back to the LIZ leads to displacement of the same mag-
nitude as the transport forth, but at reversed phase. The dwell
time phase thus affects the magnitude of the final displace-
ment, leading its oscillatory behavior with respect to tD. The
maximum excitation values therefore pertain to addition of the
oscillatory excitation resulting from the back and forth trans-
ports, while the minimum values indicate a mismatch of these
magnitudes: Because of filter-induced voltage waveform dis-
tortions, the voltage ramps for the two transport operations are
not exactly symmetric, such that the excitation from the trans-
port back cannot exactly null the excitation from the transport
forth.
The resulting values in the few-phonon range for transport
durations of a few ten microseconds are tolerable, as all rel-
evant laser-driven operations are only sensitive to transverse
motion, see Sec. II. We probe the transverse excitation with
the same scheme as described above, however we probe Rabi
oscillation on sidebands pertaining to the lower- and higher-
frequency transverse modes. The results are shown in Fig.
16. Residual transverse excitation can occur due to techni-
cal imperfections, i.e. if slightly different filtering character-
istics on the dc lines pertaining to two adjacent dc segments
lead to spurious transient transverse electric fields, if trap ge-
ometry imperfections lead to slightly tilted confining poten-
tials. As can be seen, rather small residual excitations varying
with the transverse secular period are observed on the lower-
frequency transverse mode, while the residual excitation is
consistent with zero -irrespective of the dwell time- on the
higher-frequency transverse mode.
C. Separation and merging
Ion crystal separation constitutes the transfer of two ions
stored in one common axial potential well into two separate
individual wells at distinct trap segments, and merging is the
reverse process. These operations require the transform of a
harmonic potential well into a double-well potential, which
necessarily involves a transient situation where the ions
experience a strongly reduced axial confinement, see Fig.
17. This makes it the most challenging shuttling operation,
as the low confinement exposes the ions to increased heating
and improperly controlled potentials. The process requires
driving the ions through a quasi-singularity in terms of
equilibrium distance versus time. As pointed out in99, this
makes it impossible to attaining adiabatic shuttling conditions
and leads to finite axial excitation even at slow process times.
Separation operations have been demonstrated and analyzed
in more detail in Refs.90,92,94.
The residual confinement at the critical point, where the
harmonic confinement at the symmetry center of the axial
electrostatic potential vanishes, is caused by the fact that the
Coulomb repulsion pushes the ions away from it, where the
anharmonicity of the emerging double-well leads to nonzero
potential curvature. Therefore, small trap geometries with
large anharmonicity parameters are beneficial for conducting
such operations. For optimum excitation values, it is crucial
to drive the ions slowly through the critical point, which in
turn requires precise control over the harmonic confinement
generated by the involved control electrodes. To that end,
a precise calibration of the dependence of the axial secular
frequency on the control voltages is obtained from resolved
sideband spectroscopy. This way, tolerable axial excitations
in the range of 1-10 phonons per ion and per operation are
achieved. However, the spectroscopic calibration requires op-
tical access to the site where the separation/merge operations
take place, therefore these operations are so far restricted to
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FIG. 18. Separation voltage ramps. The blue/red/green curves cor-
respond to the voltages applied to the C/S/O segments. The first part
consists of a rapid decrease of the harmonic confinement. The middle
part, featuring rather slow variation of the voltages, corresponds to
slow driving of the ion crystal through the critical point. In the final
part, the seperated ions are shuttled to the destination positions at the
S electrodes, which basically corresponds to simple linear transport.
the LIZ. Suitable control voltage ramps are shown in Fig. 18.
A detailed account on how to obtain voltage ramps for good
separation/merge performance and a characterization of the
resulting axial excitation can be found in90. In this work, we
present more recent results from an improved apparatus and
an additional characterization of the transverse excitation in-
duced by this process.
The resulting axial excitation versus process time is displayed
in Fig. 19 a). Strong excitation towards shorter process times
can be observed, and for long times the excitation saturates
due to the fact that the ions spend more time at low confine-
ment and therefore are prone to increased anomalous heating.
The more relevant parameter is the resulting transverse exci-
tation, shown in Fig. 19 b), as it is affecting the entangling
gate fidelities. For sufficiently long times beyond 70µs, no
significant excitation is observed on both transverse modes of
the singled ions, i.e. the measured values are consistent with
the baseline values after sideband cooling. For shorter times,
also the transverse excitations show a strong increase, and the
process is ultimately failing for times shorter than 50µs due to
ion loss. The presumed reason is that the voltage waveforms
are distorted by the low-pass filters, see Sec. V B. Faster sep-
aration/merging can thus eventually be achieved by compen-
sating the filter-induced distortions and/or increasing the filter
cutoff while simultaneously improving the noise characteris-
tics of the waveform generator.
As pointed out in90, separation/merge processes are ex-
tremely sensitive to uncompensated axial background forces,
which can be of electrostatic or ponderomotive nature. A suit-
able axial compensation field can be generated by applying a
differential voltage to the S or O segments, see Fig. 17 a). Its
value is determined by determining the window of successful
separation versus the differential ’tilt’ voltage, and choosing
the center of this window as the value yielding the best results.
In the context of multi-qubit operations, care has to be taken
to not generate undesired background fields from additional
wells storing spectator ions. Possible solutions for this are to
either determine the tilt voltage for each separation/merge op-
eration in the sequence, or to conduct these operations with
spectator wells created at fixed positions. The tilt voltage also
serves as a control parameter for separation/merging opera-
tions on larger ion crystals. In Ref.94, it has been demon-
strated that M ions can be separated from an N ion crystal, in
a controlled manner, via tuning of the tilt voltage.
D. Swapping
Physical rotation of ion crystals, termed ion swapping,
enables reordering of the qubit arrangement along the trap
axis. This has first been demonstrated in100 and used in con-
junction with quantum logic operations in89. The underlying
mechanism is as follows: Upon increasing the axial secular
frequency above the lower transverse one, a two-ion crystal
will undergo a structural transition to vertical alignment,
along the direction of the weaker transverse confinement.
Transient application of a diagonal potential via the neighbor-
ing electrodes tilts the ion crystal before and after crossing
the structural transition, and therefore turns this process into
a controlled rotation. For identical qubit ions, the physical
rotation is equivalent to a logical SWAP gate. Therefore,
the capability to perform fast swap operations can improve
the effective connectivity of our 1D architecture, which has
a beneficial impact on the overall resource requirements for
conducting a given quantum algorithm. Furthermore, swap-
ping can mitigate the requirement of shuttling ions through
trap junctions, and facilitate the operation of multi-species
registers.
Unlike the linear transport and separation/merge oper-
ations, swapping necessarily involves motion along the
transverse directions, and therefore leads to transverse exci-
tation even in the ideal case without technical imperfections.
However, in contrast to the separation/merge processes, it
is possible to maintain high secular frequencies along all
directions throughout the entire process, therefore it can be
performed fast and at tolerable transverse excitations. The
resulting coherent oscillatory excitation in the ideal case will
predominantly affect the axial out-of-phase mode, originating
from the centrifugal force, and the transverse out-of-phase
mode pertaining the weaker confinement direction, origi-
nating directly from the rotation movement. We verify low
motional excitation by performing a single rotation on a
two-ion crystal, which is cooled close to the ground state
on all six secular modes before the rotation. Determining
mean phonon number from fitting Rabi oscillations is more
complicated in the two-ion case, therefore the simplified
scheme described in Sec. VII A 1 has been employed. The
resulting values for the motional excitation on all six secular
modes of a two-ion crystal after swapping are shown in Table
III. These values pertain to a swap duration of 18µs.
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FIG. 19. Separation induced excitation: a) shows the mean axial excitation per ion in terms of mean phonon number after separation. It can
be seen that excitations in the few-phonon regime cannot be avoided. b) shows the transverse excitations per ion in terms of mean phonon
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FIG. 20. Ion crystal rotation. a) shows the trap electrodes controlling the rotation process: The center segment (blue) providing the axial
confinement, the electrodes generating the tilt field (red/green) and the rf electrodes providing transverse confinement (light blue). b) shows
the applied voltage ramps: First, the tilt field is ramped up by applying voltages of opposite polarity to the tilt electrodes. Then, the axial
confinement is increased by increasing the negative bias on the center segment. After crossing the structural transition to vertical alignment of
the ion crystal, the polarity of the tilt is reversed, and the crystal is restored to horizontal alignment.
The arbitrary waveform generator described in Sec. IV al-
lows for negative bias voltages of up to −40V at the center
segment, therefore it is possible to conduct this process while
maintaining high transverse secular frequencies in the few-
MHz range. The fully independent control of all trap elec-
trodes allows for swap operations at any trap site, and even
for conducting multiple swap operations simultaneously. As
all secular trap frequencies remain high during the process,
a precise calibration as in the case of separate / merge opera-
tions is not required. Therefore, the process is not restricted to
the LIZ. We have shown swapping of a two-ion crystal across
the entire trap, the results are displayed in Fig. 21. Here, a
two-ion crystal is separated, and the ions are consecutively
moved to the LIZ, where ion 1 is prepared in |↑〉 and ion 2 in
|↓〉. The ions are merged again and jointly shuttled to a given
destination segment. There, the swap operation is performed.
Then, the crystal is again separated at the LIZ, and both ions
are consecutively moved to the LIZ for spin readout. It can
be seen that, within the given readout fidelity, the spin config-
uration is indeed reversed for all destination segments, if the
swap operation was actually carried out.
Based on these results, we also demonstrate simultaneous
swapping: Here, a four-qubit register is prepared in the spin
configuration |↓1↑2↓3↑4〉. The ions are then separated into
two-ion crystals consisting of ions 1,2 and 3,4. These pairs
are moved to distinct segments at a distance of at least three
segments. Measurements with different reconfiguration op-
erations are performed: Ion swapping is attempted either on
crystal one, crystal two or simultaneously on both. For com-
parison, a measurement is also performed with no ion swap-
ping. Then, in each case, the ion crystals are separated into
individual ions, which are consecutively read out. The results
are shown in Fig. 22 a). It can again be seen that the spin con-
figuration is deterministically permuted based on which swap
operations are actually driven, with the fluctuations being con-
sistent with readout errors.
We also show that reordering via crystal rotation can be ex-
tended to larger crystals. In Fig. 22 b), we show results for
rotation of a three-ion crystal. Similar to the protocols above,
the crystal is initialized to the three different spin configura-
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Secular mode Secular frequency/2pi (MHz) Lamb-Dicke(η)
n¯ after
swapping increase
axial:com 1.49 0.16(1) 0.36(2) 0.10(3)
axial:str 2.58 0.11(1) 0.28(2) 0.08(2)
trans1:com 3.81 0.06(1) 0.34(2) 0.01(3)
trans1:rocking 3.49 0.06(1) 0.37(2) 0.12(3)
trans2:com 4.63 0.065(3) 0.25(2) 0.04(2)
trans2:rocking 4.37 0.065(3) 0.23(2) 0.01(2)
TABLE III. Motional excitation in mean phonon number induced by a single rotation operation on a two-ion crystal. The values are obtained
from averaging red sideband excitation with respect to probe time, see Sec. VII A 1.
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FIG. 21. Remote swapping: a swap operation on a two ion crystal is conducted at different segments, and is verified by measuring the
spin configuration. Blue (red) dots correspond to the result for ion 1 (2). (a) shows the fluorescence result without swap, and (b) shows
the fluorescence result with swap, where ’bright’(’dark’) corresponds to |↓〉(|↑〉). State preparation and measurement (SPAM) errors were
characterized in89 to be 0.4%.
tions |↓1↑2↑3〉, |↑1↓2↑3〉 or |↑1↑2↓3〉. The spin is read out in
the original arrangement sequence, for the cases that the rota-
tion is attempted or not. For the case with operation carried
out, it can be seen that the spin population is predominantly
in the expected state, i.e. the spin state of ions 1 and 3 is
swapped. However, in this case the errors exceed the readout
errors, presumably as increased transverse excitation deterio-
rates the spin readout fidelity. The three-ion rotation has been
carried out using the same voltage ramps as for the two-ion ro-
tation. Due to the increased axial extent of the three-ion crys-
tal, the forces acting throughout the rotation are correspond-
ingly increased. However, with a dedicated optimization of
the ramps, it should be possible to carry out high-fidelity rota-
tion operations on register building blocks comprised of three
or more ions.
VIII. OUTLOOK
In this review, we have given an overview of scalable
trapped-ion quantum computer architectures based on shut-
tling operations. We have discussed the relevant technological
components required to construct and operate such a node, in
particular segmented microchip ion traps and fast multichan-
nel arbitrary waveform generators. We have described the
design, characterization and interplay of the relevant compo-
nents and operations in detail, outlining how a fully functional
few-qubit quantum processing node based on ion shuttling is
accomplished. In order to further boost the performance of
such a platform, a number of well-defined technological and
methodological building blocks is to be implemented. Most of
these techniques have already been successfully demonstrated
by different ion trapping groups, however mostly in a separate
experiments.
Further improvements of the control hardware are required
to allow for real-time conditional branching of computational
sequences, based on the results of in-sequence measurements.
A suitable execution control system will be able to conduct
arbitrary branched sequences composed of shuttling and gate
operations. Implementing such a system will make the node
capable of autonomously performing a large number of error-
correction cycles, rendering it to be fault tolerant. Other mea-
sures have to be implemented to improve the operational fi-
delities further, ranging from increased laser powers and com-
posite pulse sequences to improve gate fidelities, to improve-
ments of the qubit coherence times e.g by using hyperfine
qubits, e.g. 43Ca+101, together with ultra-stable magnetic
fields50.
Adding at least one additional ion species will enable sym-
pathetic cooling and selective readout of subsets of the qubit
register. Both schemes are based on the fact that the auxil-
iary ion species allows for resonant driving with light which
is far off-resonant to any relevant optical dipole transition
of the qubit species. This has for example been success-
fully demonstrated by the groups at NIST, in Oxford and in
Zurich22,102,103. However, adding an auxiliary species, which
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FIG. 22. Simultaneous three-ion crystal swapping:(a) shows the fluorescence results for no swapping, swapping of only ions 1,2, swapping
of only ions 3,4 and swapping of 1,2 and 3,4 of a four ion register initialized to |↓1↑2↓3↑4〉. (b) shows the results for rotation of a three-ion
crystal initialized in three different spin configurations.
was demonstrated in104 will lead to an increase in controlling
the shuttling operations.
Finally, to realize a scalable trapped-ion quantum com-
puter capable of outperforming classical computers with use-
ful tasks, requires an array of fully automated processing
nodes, each consisting of one ion trap. Optical interfaces are
a possible means for interconnecting the nodes within such an
array, and could be based on free-space or cavity-enhanced
coupling to optical radiation. Several research groups have
realized free-space23,105,106 optical interfaces, and work on
cavity-based optical interfaces is ongoing33,107,108. Another
approach could be to combine segmented linear traps with the
extraction of single ions109 from one trap and its injection110
into a second ion trap. This scheme would be similar to a shut-
tling based approach36, however based on trap of modest com-
plexity. In conclusion, shuttling-based trapped-ion QC has
been shown to be a suitable approach to noisy intermediate-
scale quantum computing. Methodological building blocks
and the overall working principle have been demonstrated
successfully, and further improvements based on existing
technology could be accomplished in the foreseeable future.
While the steps outlined above and the integration into one
platform are challenging, an optically connected network of
10 quantum processing nodes each bearing 10-100 trapped-
ion qubits is within reach of today’s technology. Such an ap-
paratus could already allow for outperforming classical com-
puting hardware on useful tasks such as computing molecular
energy structures111.
As the operational timescales of such a platform will be
dominated by the shuttling-induced overhead, which is in turn
tied to the timescales imposed by the secular trap frequencies,
such an architecture will not be competitive to e.g. supercon-
ducting platforms in terms of operational clock rate. How-
ever, the effective speed is also determined by the operation
fidelities and the effective connectivity, moreover the perfor-
mance advantage of a quantum computer is given by its intrin-
sic quantum parallelism. Therefore, it is promising to keep on
pursuing the shuttling-based trapped-ion approach to scalable
quantum computing.
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